

1. A method of forming a microelectronic structure, the method comprising:
forming an oxide layer upon a semiconductor substrate;
forming a first dielectric layer upon said oxide layer;
selectively removing said first dielectric layer to expose said oxide layer at a plurality of areas;
forming a second dielectric layer over said oxide layer and said first dielectric layer;
selectively removing said second dielectric layer to form a plurality of spacers from said second dielectric layer, wherein each said spacer is situated upon said oxide layer, is in contact with said first dielectric layer, and is adjacent to an area of said plurality of areas;
forming a plurality of isolation trenches extending below said oxide layer into said semiconductor substrate, wherein each said isolation trench is adjacent to and below a pair of said spacers and is situated at a corresponding area of said plurality of areas;
filling each said isolation trench with a conformal layer, said conformal layer extending above said oxide layer in contact with a corresponding pair of said spacers;
planarizing the conformal layer and each said spacer to form therefrom an upper surface for each said isolation trench that is co-planar to the other said upper surfaces;
wherein material that is electrically insulative extends continuously between and within said plurality of isolation trenches.
2. A method according to Claim 1, further comprising forming a liner upon a sidewall of each said isolation trench.

1 3. A method according to Claim 2, wherein said a liner is a thermally grown
2 oxide of said semiconductor substrate.

3
4 4. A method according to Claim 2, wherein forming said liner upon said
5 sidewall of said isolation trench comprises deposition of a composition of matter.

6
7 5. A method according to Claim 1, further comprising forming a doped region
8 below the termination of each said isolation trench within said semiconductor substrate.

9
10 6. A method according to Claim 1, wherein said upper surface for each said
11 isolation trench is formed by chemical mechanical planarization.

1 7. A method of forming a microelectronic structure, the method comprising:
2 forming an oxide layer upon a semiconductor substrate;
3 forming a first dielectric layer upon said oxide layer;
4 selectively removing said first dielectric layer to expose said oxide layer at
5 a plurality of areas;
6 forming a second dielectric layer over said oxide layer and said first dielectric
7 layer;
8 selectively removing said second dielectric layer to form a plurality of spacers
9 from said second dielectric layer, wherein each said spacer is situated upon said
10 oxide layer, is in contact with said first dielectric layer, and is adjacent to an area of
11 said plurality of areas;
12 forming a plurality of isolation trenches extending below said oxide layer into
13 said semiconductor substrate, wherein each said isolation trench is adjacent to and
14 below a pair of said spacers and is situated at a corresponding area of said plurality
15 of areas;
16 filling each said isolation trench with a conformal layer, said conformal layer
17 extending above said oxide layer in contact with a corresponding pair of said spacers;
18 planarizing the conformal layer to form therefrom an upper surface for each
19 said isolation trench that is co-planar to the other said upper surfaces, wherein:
20 material that is electrically insulative extends continuously between
21 and within said plurality of isolation trenches;
22 said conformal layer and said spacers form said upper surface for each
23 said isolation trench, each said upper surface being formed from said
24 conformal layer and said spacer and being situated above said pad oxide
25 layer; and
26

1 said first dielectric layer is in contact with at least a pair of said
2 spacers and said pad oxide layer.

3
4 8. A method according to Claim 7, further comprising:
5 removing said pad oxide layer upon a portion of a surface of said
6 semiconductor substrate; and
7 forming a gate oxide layer upon said portion of said surface of said
8 semiconductor substrate.

9
10 9. A method according to Claim 7, wherein said upper surface for each said
11 isolation trench is formed in an etch process using an etch recipe that etches said first
12 dielectric layer faster than said conformal layer and said spacers by a ratio in a range from
13 of about 1:1 to about 2:1.

14
15 10. A method according to Claim 9, wherein said ratio is in a range from about
16 1.3:1 to about 1.7:1.

17
18 11. A method according to Claim 7, wherein said upper surface for each said
19 isolation trench is formed by the steps comprising:
20 chemical mechanical planarization, wherein said conformal layer, said
21 spacers, and said first dielectric layer form a planar first upper surface; and
22 an etch that forms a second upper surface, said second upper surface being
23 situated above said pad oxide layer.
24
25
26

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

12. A method according to Claim 11, wherein said etch uses an etch recipe that etches said first dielectric layer faster than said conformal layer and said spacers by a ratio in a range from about 1:1 to about 2:1.

13. A method according to Claim 11, wherein said ratio in a range from about 1.3:1 to about 1.7:1.

Sub
B2

14. A method of forming a microelectronic structure, the method comprising:
forming an oxide layer upon a semiconductor substrate;
forming a silicon nitride layer upon said oxide layer;
selectively removing said silicon nitride layer to expose said oxide layer at a plurality of areas;
forming a first silicon dioxide layer over said oxide layer and over said silicon nitride layer;
selectively removing said first silicon dioxide layer to form a plurality of spacers from said first silicon dioxide layer, wherein each said spacer is situated upon said oxide layer, is in contact with said silicon nitride layer, and is adjacent to an area of said plurality of areas;
forming a plurality of isolation trenches extending below said oxide layer into and terminating within said semiconductor substrate, wherein each said isolation trench is adjacent to and below a pair of said spacers and is situated at a corresponding area of said plurality of areas;
forming a corresponding electrically active region below the termination of said each said isolation trench within said semiconductor substrate;
forming a liner upon a sidewall of each said isolation trench, said liner extending from an interface thereof with said oxide layer to the termination of said isolation trench within said semiconductor substrate;
filling each said isolation trench with a second silicon dioxide layer, said second silicon dioxide layer within each said isolation trench extending above said oxide layer in contact with the corresponding pair of said spacers; and
selectively removing said second silicon dioxide layer and said spacers to form an upper surface for each said isolation trench that is co-planar to the other said upper surfaces and being situated above said pad oxide layer, wherein material that

3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

sub 2

sub 17

is electrically insulative extends continuously between and within said plurality of isolation trenches.

X

15. A method according to Claim 14, wherein said a liner is a thermally grown oxide of said semiconductor substrate.

16. ^{= 4} A method according to Claim 14, wherein said liner is composed of silicon nitride.

17. A method according to Claim 15, further comprising:
removing said oxide layer upon a portion of a surface of said semiconductor substrate; and
forming a gate oxide layer upon said portion of said surface of said semiconductor substrate.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

Sub
AI

18. A method of a microelectronic structure, the method comprising:

forming an oxide layer upon a semiconductor substrate;

forming a polysilicon layer upon said oxide layer;

forming a first dielectric layer upon said polysilicon layer;

selectively removing said first dielectric layer and said polysilicon layer to expose said oxide layer at a plurality of areas;

forming a second dielectric layer conformally over said oxide layer, said polysilicon layer, and said first dielectric layer;

selectively removing said second dielectric layer to form a plurality of spacers from said second dielectric layer, wherein each said spacer is upon said oxide layer, is in contact with both said polysilicon layer and said first dielectric layer, and is adjacent to an area of said plurality of areas;

forming a plurality of isolation trenches extending below said oxide layer into and terminating within said semiconductor substrate, wherein each said isolation trench is adjacent to and below a pair of said spacers and is situated at a corresponding area of said plurality of areas;

filling each said isolation trench with a conformal third layer, said conformal third layer extending above said oxide layer in contact with a corresponding pair of said spacers;

planarizing the conformal third layer to form therefrom an upper surface for each said isolation trench that is co-planar to the other said upper surfaces;

wherein material that is electrically insulative extends continuously between and within said plurality of isolation trenches;

wherein planarizing the conformal third layer to form therefrom said upper surface for each said isolation trench that is co-planar to the other said upper surfaces

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

further comprises planarizing said conformal third layer and each said spacer to form therefrom said co-planar upper surfaces.

19. A method according to Claim 18, wherein said upper surface for each said isolation trench is formed by chemical mechanical planarization.

20. A method according to Claim 18, further comprising forming a doped region below the termination of each said isolation trench within said semiconductor substrate.

21. A method according to Claim 18 , further comprising, prior to filling each said isolation trench with said conformal third layer, forming a liner upon a sidewall of each said isolation trench that extends from an interface thereof with said oxide layer to the termination of said isolation trench within said semiconductor substrate, and wherein said conformal third layer is composed of an electrically conductive material.

22. A method according to Claim 21, wherein said a liner is a thermally grown oxide of said semiconductor substrate.

23. A method according to Claim 21, wherein forming said liner upon said sidewall of each said isolation trench comprises deposition of a composition of matter.

1

Sub
A2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

24. A method of a microelectronic structure, the method comprising:
- forming an oxide layer upon a semiconductor substrate;
 - forming a polysilicon layer upon said oxide layer;
 - forming a first dielectric layer upon said polysilicon layer;
 - selectively removing said first dielectric layer and said polysilicon layer to expose said oxide layer at a plurality of areas;
 - forming a second dielectric layer conformally over said oxide layer, said polysilicon layer, and said first dielectric layer;
 - selectively removing said second dielectric layer to form a plurality of spacers from said second dielectric layer, wherein each said spacer is upon said oxide layer, is in contact with both said polysilicon layer and said first dielectric layer, and is adjacent to an area of said plurality of areas;
 - forming a plurality of isolation trenches extending below said oxide layer into and terminating within said semiconductor substrate, wherein each said isolation trench is adjacent to and below a pair of said spacers and is situated at a corresponding area of said plurality of areas;
 - filling each said isolation trench with a conformal third layer, said conformal third layer extending above said oxide layer in contact with a corresponding pair of said spacers;
 - planarizing the conformal third layer to form therefrom an upper surface for each said isolation trench that is co-planar to the other said upper surfaces;
 - wherein material that is electrically insulative extends continuously between and within said plurality of isolation trenches;
 - wherein said upper surface for each said isolation trench is formed from said conformal third layer, said spacers, and said first dielectric layer.

25. A method of a microelectronic structure, the method comprising:

forming an oxide layer upon a semiconductor substrate;

forming a polysilicon layer upon said oxide layer;

forming a first dielectric layer upon said polysilicon layer;

selectively removing said first dielectric layer and said polysilicon layer to expose said oxide layer at a plurality of areas;

forming a second dielectric layer conformally over said oxide layer, said polysilicon layer, and said first dielectric layer;

selectively removing said second dielectric layer to form a plurality of spacers from said second dielectric layer, wherein each said spacer is upon said oxide layer, is in contact with both said polysilicon layer and said first dielectric layer, and is adjacent to an area of said plurality of areas;

forming a plurality of isolation trenches extending below said oxide layer into and terminating within said semiconductor substrate, wherein each said isolation trench is adjacent to and below a pair of said spacers and is situated at a corresponding area of said plurality of areas;

filling each said isolation trench with a conformal third layer, said conformal third layer extending above said oxide layer in contact with a corresponding pair of said spacers;

planarizing the conformal third layer to form therefrom an upper surface for each said isolation trench that is co-planar to the other said upper surfaces;

exposing said oxide layer upon a portion of a surface of said semiconductor substrate;

forming a gate oxide layer upon said portion of said surface of said semiconductor substrate;

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

forming a layer composed of polysilicon upon said gate oxide layer in contact
with a pair of said spacers; and
selectively removing said third layer, said spacers and said layer composed
of polysilicon to form a portion of at least one of said upper surfaces;
wherein material that is electrically insulative extends continuously between
and within said plurality of isolation trenches.

26. A method of a microelectronic structure, the method comprising:

forming an oxide layer upon a semiconductor substrate;

forming a polysilicon layer upon said oxide layer;

forming a first dielectric layer upon said polysilicon layer;

selectively removing said first dielectric layer and said polysilicon layer to expose said oxide layer at a plurality of areas;

forming a second dielectric layer conformally over said oxide layer, said polysilicon layer, and said first dielectric layer;

selectively removing said second dielectric layer to form a plurality of spacers from said second dielectric layer, wherein each said spacer is upon said oxide layer, is in contact with both said polysilicon layer and said first dielectric layer, and is adjacent to an area of said plurality of areas;

forming a plurality of isolation trenches extending below said oxide layer into and terminating within said semiconductor substrate, wherein each said isolation trench is adjacent to and below a pair of said spacers and is situated at a corresponding area of said plurality of areas;

filling each said isolation trench with a conformal third layer, said conformal third layer extending above said oxide layer in contact with a corresponding pair of said spacers;

planarizing the conformal third layer by an etch using an etch recipe that etches said first dielectric layer faster than said conformal third layer and said spacers by a ratio in a range from of about 1:1 to about 2:1 to form therefrom an upper surface for each said isolation trench that is co-planar to the other said upper surfaces;

wherein material that is electrically insulative extends continuously between and within said plurality of isolation trenches.

27. *Sub*

2 1.3:1 to about 1.7:1.

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27. A method according to Claim 26, wherein said ratio is in a range from about 1.3:1 to about 1.7:1.

28. A method of a microelectronic structure, the method comprising:

forming an oxide layer upon a semiconductor substrate;

forming a polysilicon layer upon said oxide layer;

forming a first dielectric layer upon said polysilicon layer;

selectively removing said first dielectric layer and said polysilicon layer to expose said oxide layer at a plurality of areas;

forming a second dielectric layer conformally over said oxide layer, said polysilicon layer, and said first dielectric layer;

selectively removing said second dielectric layer to form a plurality of spacers from said second dielectric layer, wherein each said spacer is upon said oxide layer, is in contact with both said polysilicon layer and said first dielectric layer, and is adjacent to an area of said plurality of areas;

forming a plurality of isolation trenches extending below said oxide layer into and terminating within said semiconductor substrate, wherein each said isolation trench is adjacent to and below a pair of said spacers and is situated at a corresponding area of said plurality of areas;

filling each said isolation trench with a conformal third layer, said conformal third layer extending above said oxide layer in contact with a corresponding pair of said spacers;

planarizing the conformal third layer to form therefrom an upper surface for each said isolation trench that is co-planar to the other said upper surfaces;

chemical mechanical planarization of said conformal third layer, said spacers, and said first dielectric layer to form a planar first upper surface; and

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

an etch that forms a planar second upper surface, said second upper surface being situated above said oxide layer;

wherein material that is electrically insulative extends continuously between and within said plurality of isolation trenches.

29. A method according to Claim 28, wherein said etch uses an etch recipe that etches said first dielectric layer faster than said conformal third layer and said spacers by a ratio in a range from about 1:1 to about 2:1.

30. A method of forming and filling an isolation trench according to Claim 28, wherein said ratio in a range from about 1.3:1 to about 1.7:1.

sub
B32
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

31. A method of forming a microelectronic structure, the method comprising:
- forming a pad oxide layer upon a semiconductor substrate;
 - forming a polysilicon layer upon said oxide layer;
 - forming a silicon nitride layer upon said polysilicon layer;
 - selectively removing said silicon nitride layer and said polysilicon layer to expose said oxide layer at a plurality of areas;
 - forming a first silicon dioxide layer over said oxide layer and over said silicon nitride layer;
 - selectively removing said first silicon dioxide layer to form a plurality of spacers from said first silicon dioxide layer, wherein each said spacer is situated upon said oxide layer, is in contact with said silicon nitride layer and said polysilicon layer, and is adjacent to an area of said plurality of areas;
 - forming a plurality of isolation trenches extending below said oxide layer into and terminating within said semiconductor substrate, wherein each said isolation trench is adjacent to and below a pair of said spacers and is situated at a corresponding area of said plurality of areas;
 - forming a corresponding doped region below the termination of each said isolation trench within said semiconductor substrate;
 - forming a liner upon a sidewall of each said isolation trench, each said liner extending from an interface thereof with said oxide layer to the termination of said isolation trench within said semiconductor substrate;
 - filling each said isolation trench with a second layer, said second layer extending above said oxide layer in contact with a corresponding pair of said spacers;
 - and

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

sub
B3

planarizing said second layer and each of said spacers to form therefrom an upper surface for each said isolation trench that is co-planar to the other said upper surfaces and is situated above said oxide layer;

wherein material that is electrically insulative extends continuously between and within said plurality of isolation trenches.

32. A method according to Claim 31, wherein each said liner is a thermally grown oxide of said semiconductor substrate, and wherein said second layer is composed on an electrically conductive material.

33. A method according to Claim 31, wherein each said liner is composed of silicon nitride, and wherein said second layer is composed on an electrically conductive material.

sub
C17

34. A method according to Claim 31, further comprising:
exposing said oxide layer upon a portion of a surface of said semiconductor substrate;
forming a gate oxide layer upon said portion of said surface of said semiconductor substrate; and
forming a layer composed of polysilicon upon said gate oxide layer in contact with a pair of said spacers, and
selectively removing said layer composed of polysilicon to form a portion of at least one of said upper surfaces.

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26

subcl 7

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

37. The method as defined in Claim 36, wherein the doped trench bottom has a width, each said the isolation trench has a width, and the width of each said doped trench bottom is greater than the width of the respective isolation trench.

Sub 15

38. A method for a microelectronic structure, the method comprising:
providing a semiconductor substrate having a top surface with an oxide layer thereon;
forming a first layer upon said oxide layer;
forming a plurality of isolation trenches having electrically insulative material extending continuously between and within said plurality of isolation trenches, each said isolation trench:
having a spacer composed of a dielectric material upon said oxide layer in contact with said first layer;
extending from an opening thereto at the top surface of said semiconductor substrate and below said oxide layer into and terminating within said semiconductor substrate adjacent to and below said spacer;
having a second layer filling said isolation trench and extending above said oxide layer in contact with said spacer; and
having a planar upper surface formed from said second layer and said spacer and being situated above said oxide layer.

Year	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100
1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	

3

the width of each said doped trench bottom is greater than the width of the respective isolation trench.

- 1 41. A method of a microelectronic structure, the method comprising:
2 providing a semiconductor substrate having a top surface;
3 *Sub* forming first and second isolation trenches each:
4 *146* extending into and being defined by the semiconductor substrate;
5 having an opening thereto at the top surface of the semiconductor
6 substrate; and
7 extending below and being centered between a pair of spacers situated
8 above the top surface of the semiconductor substrate;
9 and wherein:
10 an electrically insulative material extends continuously between and
11 within the first and second isolation trenches; and
12 a planar surface begins at the first isolation trench and extends
13 continuously to the second isolation trench.
14
15 42. A method for a microelectronic structure, the method comprising:
16 providing a semiconductor substrate having a top surface with an oxide layer
17 thereon;
18 forming a polysilicon layer upon said oxide layer;
19 forming a first layer upon said polysilicon layer;
20 forming a first isolation structure including:
21 a first spacer composed of a dielectric material upon said
22 oxide layer in contact with said first layer and said polysilicon layer;
23 a first isolation trench extending from an opening thereto at
24 the top surface of said semiconductor substrate and below said oxide
25 layer into and terminating within said semiconductor substrate
26

1 adjacent to and below said first spacer wherein said first spacer is
2 situated on a side of said first isolation trench;
3 a second spacer composed of a dielectric material upon said
4 oxide layer in contact with said first layer and said polysilicon layer,
5 said second spacer being situated on a side of said first isolation
6 trench opposite the side of said first spacer;
7 forming a second isolation structure including:
8 a first spacer composed of a dielectric material upon said
9 oxide layer in contact with said first layer and said polysilicon layer;
10 a first isolation trench extending below said oxide layer into
11 and terminating within said semiconductor substrate adjacent to and
12 below said first spacer of said second isolation structure, wherein said
13 first spacer of said second isolation structure is situated on a side of
14 said first isolation trench;
15 a second spacer composed of a dielectric material upon said
16 oxide layer in contact with said first layer and said polysilicon layer,
17 said second spacer of said second isolation structure being situated on
18 a side of said first isolation trench opposite the side of said first
19 spacer of said second isolation structure;
20 forming an active area located within said semiconductor substrate between
21 said first and second isolation structures;
22 forming a second layer, composed of an electrically insulative material, filling
23 said first and second isolation trenches and extending continuously therebetween and
24 above said oxide layer in contact with said first and second spacers of said respective
25 first and second isolation structures; and
26

forming a planar upper surface from said second layer and said first and second spacers of said respective first and second isolation structures, and being situated above said oxide layer.

43. A method of a microelectronic structure, the method comprising:
providing a semiconductor substrate having a top surface with an oxide layer thereon;

forming a first layer upon said oxide layer;

forming a first isolation structure including:

a first spacer composed of a dielectric material upon said oxide layer in contact with said first layer;

a first isolation trench extending from an opening thereto at the top surface of said semiconductor substrate and below said oxide layer into and terminating within said semiconductor substrate adjacent to and below said first spacer, wherein said first spacer is situated on a side of said first isolation trench;

a second spacer composed of a dielectric material upon said oxide layer in contact with said first layer, said second spacer being situated on a side of said first isolation trench opposite the side of said first spacer;

forming a second isolation structure including:

a first spacer composed of a dielectric material upon said oxide layer in contact with said first layer;

a first isolation trench extending below said oxide layer into and terminating within said semiconductor substrate adjacent to and below said first spacer of said second isolation structure, wherein said

first spacer of said second isolation structure is situated on a side of said first isolation trench;

a second spacer composed of a dielectric material upon said oxide layer in contact with said first layer, said second spacer of said second isolation structure being situated on a side of said first isolation trench opposite the side of said first spacer of said second isolation structure;

forming an active area located within said semiconductor substrate between said first and second isolation structures;

forming a second layer, composed of an electrically insulative material, filling said first and second isolation trenches and extending continuously therebetween and above said oxide layer in contact with said first and second spacers of said respective first and second isolation structures; and

forming a planar upper surface formed from said second layer and said first and second spacers of said respective first and second isolation structures, and being situated above said oxide layer.